Size-filtered multimetal structures

Abstract

A size-filtered metal interconnect structure allows formation of metal structures having different compositions. Trenches having different widths are formed in a dielectric material layer. A blocking material layer is conformally deposited to completely fill trenches having a width less than a threshold width. An isotropic etch is performed to remove the blocking material layer in wide trenches, i.e., trenches having a width greater than the threshold width, while narrow trenches, i.e., trenches having a width less than the threshold width, remain plugged with remaining portions of the blocking material layer. The wide trenches are filled and planarized with a first metal to form first metal structures having a width greater than the critical width. The remaining portions of the blocking material layer are removed to form cavities, which are filled with a second metal to form second metal structures having a width less than the critical width.

Claims

What is claimed is: 1 . A structure comprising: a dielectric layer located on a substrate; a first metallic structure located within a first trench that is embedded in said dielectric layer and has a first width greater than a threshold distance, said first metallic structure comprising a first metallic portion including a first metallic material; and a second metallic structure located within a second trench that is embedded in said dielectric layer and has a second width equal to or less than said threshold distance, said second metallic structure comprising a second metallic portion including a second metallic material having a lower electromigration resistance and a lower electrical resistivity than said first metallic material, wherein said first metallic structure fills an entirety of said first trench, and said second metallic structure fills an entirety of said second trench. 2 . The structure of claim 1 , wherein a topmost surface of said first metal structure is coplanar with a topmost surface of said second metal structure. 3 . The structure of claim 2 wherein said topmost surface of said first metal structure and said topmost surface of said second metal structure are coplanar with a top surface of said dielectric layer. 4 . The structure of claim 2 , further comprising a dielectric hard mask layer located over said dielectric layer, wherein said topmost surface of said first metal structure and said topmost surface of said second metal structure are coplanar with a top surface of said dielectric hard mask layer. 5 . The structure of claim 4 , wherein said dielectric hard mask layer comprises silicon nitride. 6 . The structure of claim 1 , wherein said first metallic structure further comprises at least one first metallic liner having first outer sidewalls contacting said dielectric layer and first inner sidewalls contacting said first metallic portion, and said second metallic structure further comprises at least one second metallic liner having second outer sidewalls contacting said dielectric layer and second inner sidewalls contacting said second metallic portion. 7 . The structure of claim 6 , wherein each of said at least one first metallic liner and said at least one second metallic liner comprises TiN, TaN, WN, TiC, TaC, WC, or a combination thereof. 8 . The structure of claim 1 , wherein a sidewall of said first metallic structure is in direct contact with a sidewall of said second metallic structure. 9 . The structure of claim 1 , wherein, for each point within said second metallic structure, a minimum distance to outer sidewall surfaces of said second metallic structure is not greater than one half of said threshold distance, and said first metallic structure includes at least one point located at a distance of more than one half of said threshold distance from any outer sidewall surface of said first metallic structure. 10 . The structure of claim 1 , wherein said first metallic material comprises tungsten, titanium, iridium, or tantalum, and wherein said second metallic material comprises copper, a copper alloy, or aluminum. 11 . The structure of claim 1 , wherein said dielectric layer comprises doped or undoped silicate glass, silicon nitride, silicon oxynitride, organosilicate glass, or a combination thereof. 12 . A structure comprising an electrically programmable fuse (eFuse), wherein said eFuse is embedded in a dielectric layer located on a substrate and comprises an assembly of a metallic anode, a metallic fuselink, and a metallic cathode, wherein said metallic anode comprises a first metallic portion located in a first trench that is embedded in said dielectric layer and including a first metallic material, said metallic cathode comprises a second metallic portion located in a second trench that is embedded in said dielectric layer and including said first metallic material, and said metallic fuselink contacts said metallic anode and said metallic cathode and comprises a third metallic portion located in a third trench that is embedded in said dielectric layer and including a second metallic material having a lower electromigration resistance and a lower electrical resistivity than said first metallic material, wherein said metallic anode has a first width greater than a threshold distance, said metallic cathode has a second width greater than said threshold distance, and said metallic fuselink has a third width equal to or less than said threshold distance, and wherein said metallic anode fills an entirety of said first trench, said metallic cathode fills an entirety of said second trench, and said metallic fuselink fills an entirety of said third trench. 13 . The structure of claim 12 , wherein said first metallic material comprises tungsten, titanium iridium, or tantalum, and wherein said second metallic material comprises copper, a copper alloy, or aluminum. 14 . The structure of claim 12 , wherein topmost surfaces of said metallic fuselink, said metallic anode, and said metallic cathode are coplanar. 15 . The structure of claim 14 , wherein said topmost surfaces of said metallic fuselink, said metallic anode, and said metallic cathode are coplanar with a top surface of said dielectric layer. 16 . The structure of claim 14 , further comprising a dielectric hard mask layer located over said dielectric layer, wherein said topmost surfaces of said metallic fuselink, said metallic anode, and said metallic cathode are coplanar with a top surface of said dielectric hard mask layer. 17 . The structure of claim 16 , wherein said dielectric hard mask layer comprises silicon nitride. 18 . The structure of claim 12 , wherein said metallic anode further comprises at least one first metallic liner having first outer sidewalls contacting said dielectric layer and first inner sidewalls contacting said first metallic portion, said metallic cathode further comprises at least one second metallic liner having second outer sidewalls contacting said dielectric layer and second inner sidewalls contacting said second metallic portion, and said metallic fuselink further comprises at least one third metallic liner having third outer sidewalls contacting said dielectric layer and third inner sidewalls contacting said third metallic portion. 19 . The structure of claim 18 , wherein each of said at least one first metallic liner, said at least one second metallic liner, and said at least one third metallic liner comprises TiN, TaN, WN, TiC, TaC, WC, or a combination thereof. 20 . The structure of claim 12 , wherein, for each point within said metallic fuselink, a minimum distance to outer sidewall surfaces of said metallic fuselink is not greater than one half of said threshold distance, said metallic anode includes at least one point located at a distance of more than one half of said threshold distance from any outer sidewall surface of said metallic anode, and said metallic cathode includes at least one point located at a distance of more than one half of said threshold distance from any outer sidewall surface of said metallic cathode.
BACKGROUND [0001] The present disclosure relates to interconnect level structures and particularly to size-filtered multimetal structures in which metal lines having different widths have different metallic compositions, an electrically programmable fuse (eFuse) employing a different material for a metallic fuselink than for a metallic anode and a metallic cathode, and methods of manufacturing the same. [0002] Interconnect level structures, which are also referred to as back-end-of-line (BEOL) interconnect structures, are employed in semiconductor chips to provide horizontal and vertical electrical connections among various semiconductor devices and/or between semiconductor devices and input/output pads that are connected to pins on a packaging substrate. Metal lines provide horizontal electrical connection, and metal vias provide vertical interconnection. Metal lines and metal vias are embedded in dielectric layers, which are located on a semiconductor substrate on which various semiconductor devices are formed. [0003] Various types of additional metal structures can be formed in the dielectric layers. Such additional metal structures include, but are not limited to, capacitors, inductors, resistors, and electrical fuses. An electrical fuse formed as a metal interconnect structure, which is herein referred to as a metallic electrical fuse, requires much less device area than a metal-silicide-based electrically programmable fuse. [0004] Different metal structures in dielectric layers and/or different components of a metal structure may require different properties for optimal performance. For example, a metallic electrical fuse requires an anode structure and a cathode structure that are resistant to electromigration and an electromigratable fuselink. Thus, integration of various metallic device components within the same level of metal interconnect structure may require compromise among various device performance requirements. BRIEF SUMMARY [0005] A size-filtered metal interconnect structure allows formation of metal structures having different compositions. Trenches having different widths are formed in a dielectric material layer. A blocking material layer is conformally deposited to completely fill trenches having a width less than a threshold width. An isotropic etch is performed to remove the blocking material layer in wide trenches, i.e., trenches having a width greater than the threshold width, while narrow trenches, i.e., trenches having a width less than the threshold width, remain plugged with remaining portions of the blocking material layer. The wide trenches are filled and planarized with a first metal to form first metal structures having a width greater than the critical width. The remaining portions of the blocking material layer are removed to form cavities, which are filled with a second metal to form second metal structures having a width less than the critical width. [0006] According to an aspect of the present disclosure, a structure is provided. The structure includes a dielectric layer located on a substrate, a first metallic structure located within a first trench that is embedded in the dielectric layer and has a first width greater than a threshold distance. The first metallic structure includes a first metallic portion including a first metallic material. The structure further includes a second metallic structure located within a second trench that is embedded in the dielectric layer and has a second width equal to or less than the threshold distance. The second metallic structure includes a second metallic portion composed of a second metallic material having a lower electromigration resistance and a lower electrical resistivity than the first metallic material. The first metallic structure fills an entirety of the first trench, and the second metallic structure fills an entirety of the second trench. [0007] According to another aspect of the present disclosure, a structure including an electrically programmable fuse (eFuse) is provided. The eFuse is embedded in a dielectric layer located on a substrate and includes an assembly of a metallic anode, a metallic fuselink, and a metallic cathode. The metallic anode includes a first metallic portion located in a first trench that is embedded in the dielectric layer and including a first metallic material, the metallic cathode comprises a second metallic portion located in a second trench that is embedded in the dielectric layer and including the first metallic material, and the metallic fuselink contacts the metallic anode and the metallic cathode and includes a third metallic portion located in a third trench that is embedded in the dielectric layer and including a second metallic material having a lower electromigration resistance and a lower electrical resistivity than the first metallic material. The metallic anode has a first width greater than a threshold distance, the metallic cathode has a second width greater than the threshold distance, and the metallic fuselink has a third width equal to or less than the threshold distance. The metallic anode fills an entirety of the first trench, the metallic cathode fills an entirety of the second trench, and the metallic fuselink fills an entirety of the third trench. BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWINGS [0008] In the present disclosure, drawings that are labeled with the same numeric label represent the same stage of a manufacturing process. Drawings that are labeled with the suffix “A” are top-down views. Drawings that are labeled with the suffix “B” are vertical cross-sectional views along a vertical plane B-B′ in the top-down view labeled with the same numeric label and the suffix “A.” [0009] FIGS. 1A and 1B are views of an exemplary structure after formation of a via hole in a stack of a dielectric layer and a hard mask layer according to an embodiment of the present disclosure. [0010] FIGS. 2A and 2B are views of the exemplary structure after formation of line trenches in the stack of the dielectric layer and the dielectric hard mask layer according to an embodiment of the present disclosure. [0011] FIGS. 3A and 3B are views of the exemplary structure after formation of a blocking material layer according to an embodiment of the present disclosure. [0012] FIGS. 4A and 4B are views of the exemplary structure after removal of the blocking material layer from within wide trenches while the blocking material layer remains within narrow trenches according to an embodiment of the present disclosure. [0013] FIGS. 5A and 5B are views of the exemplary structure after formation of wide metallic structures according to an embodiment of the present disclosure. [0014] FIGS. 6A and 6B are views of the exemplary structure after removal of the blocking material layer from within narrow trenches according to an embodiment of the present disclosure. [0015] FIGS. 7A and 7B are views of the exemplary structure after formation of narrow metallic structures according to an embodiment of the present disclosure. [0016] FIGS. 8A and 8B are views of the exemplary structure after formation of an overlying dielectric layer and additional wide and narrow metallic structures according to an embodiment of the present disclosure. DETAILED DESCRIPTION [0017] As stated above, the present disclosure relates to size-filtered multimetal structures in which metal lines having different widths have different metallic compositions, an electrically programmable fuse (eFuse) employing a different material for a metallic fuselink than for a metallic anode and a metallic cathode, and methods of manufacturing the same, which are now described in detail with accompanying figures. It is noted that like and corresponding elements mentioned herein and illustrated in the drawings are referred to by like reference numerals. [0018] Referring to FIGS. 1A and 1B , an exemplary structure according to an embodiment of the present disclosure includes a substrate 10 and a dielectric layer 20 formed thereupon. The substrate 10 can be a semiconductor substrate including at least one semiconductor device such as a field effect transistor, or can be a combination of a semiconductor substrate and at least one metal interconnect structure. A metal interconnect structure includes a dielectric material layer and a metal line structures that provide electrical conductive paths in horizontal directions and metal via structures that provide electrically conductive paths in vertical directions. The dielectric material layer includes a dielectric material such as doped or undoped silicate glass, silicon nitride, silicon oxynitride, organosilicate glass (OGS), or a combination thereof. [0019] The dielectric layer 20 is formed on the substrate 10 by deposition of a dielectric material, which can be doped or undoped silicate glass, silicon nitride, silicon oxynitride, organosilicate glass (OGS), or a combination thereof. The dielectric layer 20 can be deposited, for example, by chemical vapor deposition (CVD) or spin coating. The thickness of the dielectric layer 20 can be from 20 nm to 1,000 nm, although lesser and greater thicknesses can also be employed. [0020] A dielectric hard mask layer 30 can be optionally deposited on the dielectric layer 20 . The dielectric hard mask layer 30 includes a dielectric material having a greater resistance to abrasion than the dielectric material of the dielectric layer 20 . The dielectric hard mask layer 30 can include, for example, silicon nitride layer or an organosilicate-based dielectric material such as BLoK™ and NBLok™ available from Applied Materials, Inc. and including silicon, carbon, oxygen, hydrogen, and optionally nitrogen. The dielectric hard mask layer 30 can be deposited, for example, by chemical vapor deposition (CVD). The thickness of the dielectric hard mask layer 30 can be from 2 nm to 20 nm, although lesser and greater thicknesses can also be employed. [0021] A via cavity 18 ′ can be optionally formed in an upper portion of the dielectric layer 20 . The via cavity 18 ′ can be formed, for example, by applying a photoresist (not shown) on the top surface of the dielectric layer 20 or on the top surface of the dielectric hard mask layer 30 , if present. The photoresist is subsequently lithographically exposed and developed, and the remaining portion of the photoresist can be employed as a masking layer to etch exposed portions of the dielectric hard mask layer 30 and/or the exposed portions of the dielectric layer 20 . The photoresist can be subsequently removed, for example, by ashing. [0022] While an embodiment that employs a dielectric hard mask layer 30 in the exemplary structure is described herein, embodiments in which the dielectric hard mask layer 30 is omitted can also be employed. [0023] Referring to FIGS. 2A and 2B , trenches are formed in the stack of the dielectric layer 20 and the dielectric hard mask layer 30 . The trenches can be line trenches. As used herein, a “line trench” refers to any trench located in a line level of a metal interconnect structure. Thus, the line trenches of the present disclosure can be formed concurrently with other trenches (not shown) that can be employed to form metal lines. The trenches may have a shape of a rectangle, a polygon, or any curved shape in a top-down view. [0024] As used herein, a “width” of a trench refers to a least dimension between a pair of sidewalls that face the inside of the trench. For example, in a trench having a top-down shape of a rectangle, the width is the lesser of the two separation distances measured between opposing pairs of sidewalls of the trench. [0025] The trenches include two types of trenches. A trench of a first type has a width that is greater than a lateral dimension. A trench of the first type is herein referred to as a “wide trench.” A trench of a second type has a width that is equal to or less than the lateral dimension. A trench of the second type is herein referred to as a “narrow trench.” The lateral dimension that distinguishes the first type of trenches and the second type of trenches is herein referred to as a “threshold distance.” The threshold distance can be, for example, from 20 nm to 500 nm, although lesser and greater threshold distances can also be employed. [0026] The trenches can be formed by applying a photoresist (not shown) over the dielectric hard mask layer 30 , lithographically exposing and developing the photoresist, and anisotropically etching the exposed portions of the dielectric hard mask layer 30 and underlying upper portions of the dielectric layer 20 . The photoresist is subsequently removed, for example, by ashing. [0027] The trenches can include an integrated trench in which multiple types of trenches are laterally adjoined to each other or one another. For example, an integrated trench can include a first trench 19 A, a second trench 19 B, and a third trench 19 C connected to the first and second trenches ( 19 A, 19 B). The first and second trenches ( 19 A, 19 B) have widths (e.g., w 1 and w 2 , respectively) that are greater than the threshold distance. The third trench 19 C has a width, e.g., w 3 , that is not greater than the threshold distance. [0028] Further, the trenches can include a stand-alone second type trench 18 , which is a trench of the second type that is not laterally adjoined to any trench of the first type. The stand-alone second type trench 18 can include a narrow trench line portion 18 A and optionally at least one underlying narrow trench via portion 18 B. In each of the narrow trench line portion 18 A and the at least one underlying narrow trench via portion 18 B, the width is not greater than the threshold distance, i.e., narrower than a lateral separation distance corresponding to the threshold distance. The at least one narrow trench via portion 18 B can be formed by vertically extending at least one via cavities 18 ′ that is formed at the processing step of FIGS. 1A and 1B . [0029] Still further, the trenches can include a stand-alone first type trench 17 , which is a trench of the first type that is not laterally adjoined to any trench of the second type. The stand-alone first type trench 17 can include a wide trench line portion (which coincides with the stand-alone first type trench 17 in FIGS. 2A and 2B ) and optionally at least one underlying wide trench via portion (not shown). In each of the wide trench line portion and the at least one underlying wide trench via portion, the width is greater the threshold distance, i.e., wider than a lateral separation distance corresponding to the threshold distance. [0030] Referring to FIGS. 3A and 3B , a blocking material layer 40 is formed in the trenches ( 17 , 18 , 19 A, 19 B, 19 C). The blocking material layer 40 includes a material that can be deposited conformally and is different from the materials of the dielectric hard mask layer 30 and the dielectric layer 20 . For example, the blocking material layer 40 can include a material selected from parylene, organosilicate glass, silicon oxide, silicon nitride, at least one elemental semiconductor material, at least one compound semiconductor material, and a combination thereof. [0031] The blocking material layer 40 is deposited as a conformal layer, i.e., a layer having substantially the same thicknesses at vertical portions and at horizontal portions. The blocking material layer 40 can be deposited, for example, by chemical vapor deposition (CVD) such as plasma enhanced chemical vapor deposition (PECVD) or low pressure chemical vapor deposition (LPCVD) or Atomic layer deposition (ALD). Depending on the conformity of the deposition process employed to form the blocking material layer 40 and any taper, if present, of the sidewalls of the trenches ( 17 , 18 , 19 A, 19 B, 19 C), a cavity 41 may be formed within one or more of the trenches of the second type ( 18 , 19 C) directly underneath a seam at which two portions of the blocking material layer 40 make a lateral contact to seal off the cavity 41 at each trench of the second type. [0032] In order to seal off upper portions of the trenches of the second type ( 18 , 19 C), the blocking material layer 40 is deposited conformally with a thickness that is greater than one-half of the threshold distance. The thickness of the blocking material layer 40 is selected to be less than one-half of the minimum widths of the trenches of the first type ( 17 , 19 A, 19 B). Thus, the trenches of the first type do not include a seal-off region at which two portions of the blocking material layer 40 make a lateral contact. Consequently, all surfaces of the trenches of the first type are spaced from the surfaces of the blocking material layer 40 by a distance that is equal to the thickness of thinness of the blocking material layer 40 . [0033] Referring to FIGS. 4A and 4B , portions of the blocking material layer 40 are isotropically recessed by a thickness that is at least equal to the thickness of the blocking material layer 40 as measured at the trenches of the first type ( 17 , 19 A, 19 B). The amount of removal of the blocking material layer 40 is limited so that the blocking material layer 40 fills the trenches of the second type ( 18 , 19 C). Thus, the blocking material layer 40 is removed from within the wide trenches, i.e., trenches of the first type ( 17 , 19 A, 10 B), and is not removed from within the narrow trenches, i.e., trenches of the second type ( 18 , 19 C). [0034] The surfaces of the trenches of the first type ( 17 , 19 A, 19 B) are physically exposed after the removal of the blocking material layer 40 from within the trenches of the first type ( 17 , 19 A, 19 B). However, the trenches of the second type ( 18 , 19 C) are filled with the remaining portions of the blocking material layer 40 . For example, the stand-alone second type trench 18 can be filled with a first blocking material portion 40 A, and the third trench 19 C can be filled with a second blocking material portion 40 C. The first blocking material portion 40 A and the second blocking material portion 40 C have widths that do not exceed the threshold distance. [0035] The blocking material layer 40 is removed completely from within the trenches of the first type ( 17 , 19 A, 19 B) due to the ability of etchants to isotropically etch the blocking material layer 40 and expose the sidewalls and bottom surfaces of the trenches of the first type ( 17 , 19 A, 19 B). Thus, all points on the sidewalls and bottom surfaces of the trenches of the first type ( 17 , 19 A, 19 B) are separated from the outer surfaces of the blocking material layer 40 by a distance that does not exceed the etch distance, i.e. the distance of the isotropic etching during the isotropic etch process. The etch distance is greater than one-half of the threshold distance. [0036] Referring to FIGS. 5A and 5B , metallic structures having a width greater than the threshold distance are formed by filling the trenches of the first type ( 17 , 19 A, 19 B as shown in FIG. 4A ) with a first metallic material. Metallic structures having a width greater than the threshold distance are herein referred to as “wide metallic structures.” [0037] For example, the wide metallic structures can be formed in the stand-alone first type cavity 17 , the first trench 19 A, and the second trench 19 B. Specifically, the stand-alone first type cavity 17 , the first trench 19 A, and the second trench 19 B can be filled with a first metallic material and excess portions of the first metallic material above the top surface of the dielectric hard mask layer 30 can be removed by planarization such as chemical mechanical planarization (CMP). The first metallic material can be any metal that has a greater electromigration resistance and a higher electrical resistivity than a second metallic material subsequently employed to fill trenches of the second type ( 18 , 19 C as shown in FIG. 2A ), i.e., the narrow trenches. Exemplary first metallic materials include, but are not limited to, tungsten, titanium, iridium, and tantalum. The top surface of the dielectric hard mask layer 30 can be employed as a stopping layer during the planarization process. In embodiments in which a dielectric hard mask layer 30 is not employed, the top surface of the dielectric layer 20 can be employed as a stopping layer. [0038] The portions of the first metallic material in the stand-alone first type cavity 17 , the first trench 19 A, and the second trench 19 B are herein referred to as a stand-alone first metallic material portion 57 , an anode-side first metallic material portion 59 A, and a cathode-side first metallic material portion 59 B, respectively. The topmost surfaces of the stand-alone first metallic material portion 57 , the anode-side first metallic material portion 59 A, and the cathode-side first metallic material portion 59 B are coplanar with the top surface of the dielectric hard mask layer 30 if the dielectric hard mask layer 30 is present, and are coplanar with the topmost surface of the dielectric layer 20 if a dielectric hard mask layer is not present. [0039] Optionally, at least one first metallic liner can be formed within the trenches of the first type ( 17 , 19 A, 19 B). The at least one first metallic liner includes a first metallic liner material, which can be, but is not limited to, TiN, TaN, WN, TiC, TaC, WC, and combinations thereof. The thickness of the at least one first metallic liner can be from 2 nm to 20 nm, although lesser and greater thicknesses can also be employed. If the at least one first metallic liner is employed, a first metallic liner material is deposited on exposed surfaces of the dielectric layer 20 within the trenches of the first type ( 17 , 19 A, 19 B) and over the top surface of the dielectric layer 20 and the remaining portions of the blocking material layer 40 (such as the first blocking material portion 40 A and the second blocking material portion 40 C) prior to deposition of the first metallic material described above. Portions of the first metallic liner material formed above the top surface of the dielectric hard mask layer 30 are removed during the planarization of the first metallic material. [0040] The remaining portions of the first metallic liner material in the trenches of the first type ( 17 , 19 A, 19 B) after the planarization of the first metallic material and the first metallic liner material constitute the at least one first metallic liner. The portions of the first metallic liner material in the stand-alone first type cavity 17 , the first trench 19 A, and the second trench 19 B are herein referred to as a stand-alone first metallic liner 52 , an anode-side first metallic liner 54 A, and a cathode-side first metallic liner 54 B, respectively. The topmost surfaces of the stand-alone first metallic liner 52 , the anode-side first metallic liner 54 A, and the cathode-side first metallic liner 54 B are coplanar with the top surface of the dielectric hard mask layer 30 if the dielectric hard mask layer 30 is present, and are coplanar with the topmost surface of the dielectric layer 20 if a dielectric hard mask layer is not present. The outer sidewalls and bottom surfaces of the stand-alone first metallic liner 52 , the anode-side first metallic liner 54 A, and the cathode-side first metallic liner 54 B contact sidewalls and horizontal surfaces of the dielectric layer 20 . The inner sidewalls and top surfaces of the stand-alone first metallic liner 52 , the anode-side first metallic liner 54 A, and the cathode-side first metallic liner 54 B contact sidewalls and horizontal surfaces of the stand-alone first metallic material portion 57 , the anode-side first metallic material portion 59 A, and the cathode-side first metallic material portion 59 B, respectively. [0041] If first metallic liners are present, each adjoined stack of a first metallic liner ( 52 , 54 B, 54 C) and a first metallic material portion ( 57 , 59 A, 59 B) is herein referred to as a “first metallic structure.” If first metallic liners are not present, each first metallic material portion ( 57 , 59 A, 59 B) is a first metallic structure. [0042] Each first metallic structure ( 52 , 54 A, 54 B, 57 , 59 A, 59 B) is formed in a trench of the first type ( 17 , 19 A, 19 B), from which the blocking material layer 40 is removed completely due to the ability of etchants to isotropically etch the blocking material layer 40 . Thus, each first metallic structure ( 52 , 54 A, 54 B, 57 , 59 A, 59 B) includes at least one point located at a distance of more than one half of the threshold distance from any outer sidewall surface of that metallic structure. [0043] Referring to FIGS. 6A and 6B , the blocking material layer 40 is removed from within trenches of the second type ( 18 , 19 C) by an etch, which can be an isotropic etch or an anisotropic etch. An etch chemistry that removes the material of the blocking material layer 40 selectively to the materials of the first metallic structure ( 52 , 54 A, 54 B, 57 , 59 A, 59 B) and the dielectric layer 20 can be employed. Remaining portions of the blocking material layer 40 can be removed by this etch. Sidewall surfaces and bottom surfaces of the trenches of the second type ( 18 , 19 C). [0044] Referring to FIGS. 7A and 7B , metallic structures having a width less than the threshold distance are formed by filling the trenches of the second type ( 18 , 19 C as shown in FIG. 6A ) with a second metallic material. Metallic structures having a width less than the threshold distance are herein referred to as “narrow metallic structures.” [0045] For example, the narrow metallic structures can be formed in the stand-alone second type cavity 18 and the third cavity 19 C. Specifically, the stand-alone second type cavity 18 and the third trench 19 C can be filled with the second metallic material and excess portions of the second metallic material above the top surface of the dielectric hard mask layer 30 can be removed by planarization such as chemical mechanical planarization (CMP). The second metallic material can include a highly electrically conductive metal such as, for example, copper, a copper alloy, or aluminum. The electrical resistivity of the highly electrical conductive metal that can be employed in the present application typically is less than 10 μΩ·cm. The top surface of the dielectric hard mask layer 30 can be employed as a stopping layer during the planarization process. In embodiments in which a dielectric hard mask layer 30 is not employed, the top surface of the dielectric layer 20 can be employed as a stopping layer. [0046] The portions of the second metallic material in the stand-alone second type cavity 18 and the third trench 19 C are herein referred to as a stand-alone second metallic material portion 68 and a fuselink second metallic material portion 69 , respectively. The topmost surfaces of the stand-alone second metallic material portion 68 and the fuselink second metallic material portion 69 are coplanar with the top surface of the dielectric hard mask layer 30 if the dielectric hard mask layer 30 is present, and are coplanar with the topmost surface of the dielectric layer 20 if a dielectric hard mask layer is not present. [0047] Optionally, at least one second metallic liner can be formed within the trenches of the second type ( 18 , 19 C). The at least one second metallic liner includes a second metallic liner material, which can be, but is not limited to, TiN, TaN, WN, TiC, TaC, WC, and combinations thereof. The thickness of the at least one second metallic liner can be from 2 nm to 20 nm, although lesser and greater thicknesses can also be employed. If the at least one second metallic liner is employed, a second metallic liner material is deposited on exposed surfaces of the dielectric layer 20 within the trenches of the second type ( 18 , 19 C) and over the top surface of the dielectric layer 20 and the first metallic structures ( 52 , 54 A, 54 B, 57 , 59 A, 59 B) prior to deposition of the second metallic material described above. Portions of the second metallic liner material formed above the top surface of the dielectric hard mask layer 30 are removed during the planarization of the second metallic material. [0048] The remaining portions of the second metallic liner material in the trenches of the second type ( 18 , 19 C) after the planarization of the second metallic material and the second metallic liner material constitute the at least one second metallic liner. The portions of the second metallic liner material in the stand-alone second type cavity 18 and the third cavity 19 C are herein referred to as a stand-alone second metallic liner 63 and a fuselink second metallic liner 64 , respectively. The topmost surfaces of the stand-alone second metallic liner 63 and the fuselink second metallic liner 64 are coplanar with the top surface of the dielectric hard mask layer 30 if the dielectric hard mask layer 30 is present, and are coplanar with the topmost surface of the dielectric layer 20 if a dielectric hard mask layer is not present. The outer sidewalls and bottom surfaces of the stand-alone second metallic liner 63 and the fuselink second metallic liner 64 contact sidewalls and horizontal surfaces of the dielectric layer 20 . The inner sidewalls and top surfaces of the stand-alone second metallic liner 63 and the fuselink second metallic liner 64 contact sidewalls and horizontal surfaces of the stand-alone second metallic material portion 68 and the fuselink second metallic material portion 69 , respectively. [0049] The first metallic structures ( 52 , 54 A, 54 B, 57 , 59 A, 59 B) and the second metallic structures ( 63 , 64 , 68 , 69 ) have top surfaces that are coplanar with each other and with the top surface of the dielectric hard mask layer 30 if the dielectric hard mask layer 30 is present, or with the topmost surface of the dielectric layer 20 if a dielectric hard mask layer is not present. [0050] If second metallic liners are present, each adjoined stack of a second metallic liner ( 63 , 64 ) and a second metallic material portion ( 68 , 69 ) is herein referred to as a “second metallic structure.” If second metallic liners are not present, each second metallic material portion ( 68 , 69 ) is a second metallic structure. [0051] If at least one first metallic liner ( 52 , 54 A, 54 B) and at least one second metallic liner ( 63 , 64 ) are employed, the thickness of the at least one second metallic liner ( 63 , 64 ) can be the same as, or can be different from, the thickness of the at least one first metallic liner ( 52 , 54 A, 54 B). [0052] Each second metallic structure ( 63 , 64 , 68 , 69 ) is formed in a trench of the second type ( 18 , 19 C), in which portions of the blocking material layer 40 are present at the processing step of FIGS. 4A and 4B due to the inability of etchants to reach the inside of the trenches of the second type ( 18 , 19 C). Thus, for each point within the second metallic structures ( 63 , 64 , 68 , 69 ), a minimum distance to outer sidewall surfaces of the second metallic structure ( 63 , 64 , 68 , or 69 ) is not greater than one half of the threshold distance. [0053] The various metallic structures ( 52 , 54 A, 54 B, 57 , 59 A, 59 B, 63 , 64 , 68 , 69 ) can be combined to form a device structure. For example, the combination of the metallic structures within the integrated trench ( 19 A, 19 B, 19 C) can be employed as an electrically programmable fuse (eFuse), which includes the optional anode-side first metallic liner 54 A, the anode-side first metallic material portion 59 A, the optional cathode-side first metallic liner 54 B, the cathode-side first metallic material portion 59 B, the optional fuselink second metallic liner 64 , and the fuselink second metallic material portion 69 . The combination of the anode-side first metallic liner 54 A and the anode-side first metallic material portion 59 A or the anode-side first metallic material portion 59 A alone (if an anode-side first metallic liner 54 A is not employed) constitutes a metallic anode ( 54 A, 59 A). The combination of the cathode-side first metallic liner 54 B and the cathode-side first metallic material portion 59 B or the cathode-side first metallic liner 54 B alone (if a cathode-side first metallic liner 54 B is not employed) constitutes a metallic cathode ( 54 B, 59 B). The combination of the fuselink second metallic liner 64 and the fuselink second metallic material portion 69 or the fuselink second metallic material portion 69 alone (if a fuselink second metallic liner is not employed) constitutes a metallic fuselink ( 64 , 69 ). The topmost surfaces of the metallic fuselink ( 64 , 69 ), the metallic anode ( 54 A, 59 A), and the metallic cathode ( 54 B, 59 B) are coplanar. [0054] The metallic anode ( 54 A, 59 A) includes at least one point located at a distance of more than one half of the threshold distance from any outer sidewall surface of the metallic anode ( 54 A, 59 A) that contact the sidewalls of the first trench 19 A, and the metallic cathode ( 54 B, 59 B) includes at least one point located at a distance of more than one half of the threshold distance from any outer sidewall surface of the metallic cathode ( 54 B, 59 B) that contact the sidewalls of the second trench 19 B. For each point within the metallic fuselink ( 64 , 69 ), a minimum distance to outer sidewall surfaces of the metallic fuselink ( 64 , 69 ) is not greater than one half of the threshold distance. [0055] In the present application, the first metallic material, which is present in the anode-side first metallic material portion 59 A and the cathode-side first metallic material portion 59 B, has a greater resistance to electromigration than the second metallic material, which is present in the fuselink second metallic material portion 69 . In this case, the greater resistance to electromigration of the material of the anode-side first metallic material portion 59 A and the cathode-side first metallic material portion 59 B relative to the material of the fuselink second metallic material portion 69 can confine the electromigration within the electrically programmable fuse within the cathode-side first metallic material portion 59 B. [0056] Referring to FIGS. 8A and 8B , an overlying dielectric layer 120 and an overlying dielectric hard mask layer 130 can be deposited over the exemplary structure shown in FIGS. 7A and 7B . The same processing methods of FIGS. 1A-7B can be employed at the level of the overlying dielectric layer 120 and the overlying dielectric hard mask layer 130 to form additional narrow metallic structures and additional wide metallic structures, which are embedded in the stack of the overlying dielectric layer 120 and the overlying dielectric hard mask layer 130 . For example, each overlying wide metallic structure can include a first overlying metallic material portion 157 and a first overlying metallic liner 152 , each of which includes a first metallic material and a first metallic liner material, respectively. Each overlying narrow metallic structure can include a second overlying metallic material portion 168 and a second overlying metallic liner 163 , each of which includes a second metallic material and a second metallic liner material, respectively. [0057] While the disclosure has been described in terms of specific embodiments, it is evident in view of the foregoing description that numerous alternatives, modifications and variations will be apparent to those skilled in the art. For example, though the present disclosure is described with exemplary structures including a field effect transistor and an antifuse structure, the present disclosure may be practiced without any field effect transistor. Accordingly, the disclosure is intended to encompass all such alternatives, modifications and variations which fall within the scope and spirit of the disclosure and the following claims.

Description

Topics

Download Full PDF Version (Non-Commercial Use)

Patent Citations (9)

    Publication numberPublication dateAssigneeTitle
    US-2004053487-A1March 18, 2004Taiwan Semiconductor Manufacturing CompanyMetal fuse for semiconductor devices
    US-2005098803-A1May 12, 2005Kabushiki Kaisha ToshibaSemiconductor device having fuses
    US-2005239273-A1October 27, 2005Chao-Hsiang YangProtective metal structure and method to protect low -K dielectric layer during fuse blow process
    US-2007063313-A1March 22, 2007Hans-Joachim Barth, Andreas Rusch, Klaus SchruferElectronic circuit arrangement
    US-2008105948-A1May 08, 2008Taiwan Semiconductor Manufacturing Co., Ltd.Fuse structures and integrated circuit devices
    US-2009251275-A1October 08, 2009Nec Electronics CorporationSemiconductor device
    US-2011024872-A1February 03, 2011Hynix Semiconductor Inc.Fuse of semiconductor device and method of forming the same
    US-6162686-ADecember 19, 2000Taiwan Semiconductor Manufacturing CompanyMethod for forming a fuse in integrated circuit application
    US-6261873-B1July 17, 2001International Business Machines CorporationPedestal fuse

NO-Patent Citations (0)

    Title

Cited By (0)

    Publication numberPublication dateAssigneeTitle